



[Home](#)



OS-9[®] for SuperH 7709SE01/7709ASE01 Board Guide

Version 4.7



RadiSys.
THE POWER OF WE

www.radisys.com

Revision A • July 2006

Copyright and publication information

This manual reflects version 4.7 of Microware OS-9. Reproduction of this document, in part or whole, by any means, electrical, mechanical, magnetic, optical, chemical, manual, or otherwise is prohibited, without written permission from RadiSys Microware Communications Software Division, Inc.

Disclaimer

The information contained herein is believed to be accurate as of the date of publication. However, RadiSys Corporation will not be liable for any damages including indirect or consequential, from use of the OS-9 operating system, Microware-provided software, or reliance on the accuracy of this documentation. The information contained herein is subject to change without notice.

Reproduction notice

The software described in this document is intended to be used on a single computer system. RadiSys Corporation expressly prohibits any reproduction of the software on tape, disk, or any other medium except for backup purposes. Distribution of this software, in part or whole, to any other party or on any other system may constitute copyright infringements and misappropriation of trade secrets and confidential processes which are the property of RadiSys Corporation and/or other parties. Unauthorized distribution of software may cause damages far in excess of the value of the copies involved.

July 2006
Copyright ©2006 by RadiSys Corporation
All rights reserved.

EPC and RadiSys are registered trademarks of RadiSys Corporation. ASM, Brahma, DAI, DAQ, MultiPro, SAIB, Spirit, and ValuePro are trademarks of RadiSys Corporation.

DAVID, MAUI, OS-9, OS-9000, and SoftStax are registered trademarks of RadiSys Corporation. FasTrak, Hawk, and UpLink are trademarks of RadiSys Corporation.

† All other trademarks, registered trademarks, service marks, and trade names are the property of their respective owners.

Contents

Installing and Configuring OS-9® 5

Development Environment Overview.....	6
Requirements and Compatibility.....	6
Host Hardware Requirements (PC Compatible).....	6
Host Software Requirements (PC Compatible).....	6
Target Hardware Requirements.....	7
Java Hardware Requirements.....	7
Target Hardware Setup.....	7
Installing the EPROMs.....	7
Settings.....	8
Jumpers on the SuperH 7709 Board.....	8
Jumpers on the HY7709CHK-I/O Board (default).....	8
External Clock for Serial Ports.....	8
Switches.....	9
Connecting the Target to the Host.....	9
Establishing a Serial Connection.....	9
Set Up HyperTerminal for Windows.....	10
Building the Bootfile Image.....	11
Starting the Configuration Wizard.....	11
Building the Bootfile Image.....	13
Creating a Startup File.....	15
Example Startup File.....	16

Optional Procedures 17

Placing a Coreboot Image into FLASH Memory.....	18
Building the Coreboot Image.....	18
Embedding the Coreboot Image in a Bootfile.....	20
Programming the Coreboot Image into FLASH memory.....	21
Placing a Coreboot + Bootfile Image into FLASH Memory.....	22
Building the Coreboot+Bootfile Image.....	23
Embedding the Coreboot+Bootfile Image in a Bootfile.....	25
Programming the Coreboot+Bootfile Image into FLASH memory.....	26
Making a Coreboot Image with an EPROM Programmer.....	27
Making a Coreboot + Bootfile Image with an EPROM Programmer.....	29

Board Specific Reference 33

Boot Menu Options.....	34
The Fastboot Enhancement.....	34
Overview.....	34
Implementation Overview.....	35
B_QUICKVAL.....	35
B_OKRAM.....	35
B_OKROM.....	36
B_1STINIT.....	36

B_NOIRQMASK	36
B_NOPARITY	36
Implementation Details.....	36
Compile-time Configuration.....	36
Runtime Configuration	37
Enabling PCMCIA IDE Interrupts	37
Before You Start.....	38
Enabling PCMCIA IDE Interrupts on the SuperH.....	38
Updating the llcis module.....	38
Updating the PCMCIA utility	38
Updating the RBF/PCF PCMCIA IDE device descriptors.....	39
Board Specific Modules 41	
Low-Level System Modules.....	42
High-Level System Modules.....	42
PCMCIA Support for IDE Type Devices	42
Module.....	42
Descriptors	42
Real Time Clock	43
Module.....	43
Ticker (System Clock) Support.....	43
Module.....	43
Serial Support.....	43
Module.....	43
Descriptors /term /t3	43
Module.....	43
Descriptors /term /t1	43
Descriptors /t2.....	44
Baud Rates	44
Module.....	44
Descriptors /term /t3	44
Module.....	45
Descriptors /term /t4	45
Baud Rates	45
Power Management Support	45
Module.....	45
Common System Modules List.....	46
.....	47
The SuperH Modules 49	
Coreboot Module List.....	50
Bootfile Module List	52
Path Descriptions	60

1

Installing and Configuring OS-9®

This chapter details the procedures for creating an OS-9® bootfile for the SuperH evaluation board. The following sections are included:

[Development Environment Overview](#)

[Requirements and Compatibility](#)

[Target Hardware Setup](#)

[Connecting the Target to the Host](#)


[Building the Bootfile Image](#)

[Creating a Startup File](#)

Development Environment Overview

Figure 1-1 shows a typical development environment for the SuperH board. The components include the minimum required to enable OS-9 to run on the SuperH 7709 and 7709A board.

Figure 1-1. SH7709/7709A Development Environment



Requirements and Compatibility

Host Hardware Requirements (PC Compatible)

Your host PC should have the following minimum hardware characteristics:

- a minimum of 32MB of free disk space (an additional 235MB of free disk space is required to run Java for OS-9)
- an Ethernet network card
- a PCMCIA card reader/writer
- the recommended amount of RAM for the host operating system
- EPROMs for initial boot image



Please refer to the Hitachi documentation for information on hardware preparation and installation, operating instructions, and functional descriptions prior to installing OS-9 on your SuperH evaluation board.

Host Software Requirements (PC Compatible)

- Windows 95, 98, ME, 2000, or NT

- OS-9 for SH-3

Target Hardware Requirements

Your SuperH evaluation board requires the following hardware:

- enclosure or chassis with power supply
- an RS-232 null modem serial cable
- VGA display and serial mouse (optional)

Java Hardware Requirements

Your SuperH evaluation board must have the following to run Java for OS-9:

- 16MB of RAM
- 4MB of FLASH (Boot)
- VGA display and serial mouse

Target Hardware Setup

The following section details how to set up your target hardware.

Installing the EPROMs




Please refer to the Hitachi documentation for information on hardware preparation and installation, operating instructions, and functional descriptions prior to installing OS-9 on your SuperH evaluation board.

The first stage in configuring your SuperH evaluation board is program the following ROM image: `MWOS/OS9000/SH3/PORTS/<board>/BOOTS/SYSTEMS/PORTBOOT/rom`

These devices include a coreboot system that has been pre-configured to get your board up and running quickly. Install the EPROM devices in sockets M13 (HIGH) and M14 (LOW).

Figure 1-2. EPROM locations on the SuperH Evaluation Board





If you need to program a new coreboot image into the flash devices on the SuperH evaluation board instead of using the coreboot image supplied for the EPROMs, see [Placing a Coreboot Image into FLASH Memory](#) on page 18.

Settings

The factory default settings for the DIP switches and jumpers may not work with OS-9. Be sure the DIP jumpers and switches agree with the following settings:

Jumpers on the SuperH 7709 Board

- J1 has pins 1 and 2 connected. (The default RTC power is from main power source--not CNB.)
- J2 has pins 1 and 2 open.
- J3 has pins 1 and 2 connected.
- J4 has pins 2 and 3 connected.
- J5 has pins 2 and 3 connected.
- J6 has all pins open (no jumpers).
- J7 as all pins open (no jumpers).
- J8 has pins 1 and 2 connected.
- J9 has pins 1 and 2 connected.
- J10 has pins 1 and 2 connected.
- J11 has pins 2 and 3 connected.
- J12 has pins 1 and 2 connected.

Jumpers on the HY7709CHK-I/O Board (default)

- J1 - all installed
- J22/3 Open - 1/4 Closed
- J32/3 Open - 1/4 Closed
- J4 - 1-2
- SW1 - All Open (Off)

External Clock for Serial Ports

If you want to use an external clock for the serial ports, you can select the frequency by setting J3 and J2 as follows:

- Pins 1-4 shorted, Pins 2-3 shorted 614.4 KHz (38.4 Kbps)
- Pins 1-4 open, Pins 2-3 shorted 307.2 KHz (19.2 Kbps)
- Pins 1-4 shorted, Pins 2-3 open 153.6 KHz (9.6 Kbps)
- Pins 1-4 open, Pins 2-3 open 78.6 KHz (4.8 Kbps)

Switches

The switch settings described are not the factory defaults. They are switch settings that must be used to ensure OS-9 properly runs on the reference board. If a switch setting is not specified, use the factory default setting.

- SW3 has switches 1, 2, 3, 6 set to ON. Switch 6 on SW3 is factory set to OFF (little-endian mode). It needs to be set to ON (big-endian mode).
- SW4 has switches 1 and 2 set to ON. This selects normal mode (no ICE) for the EPROMs.



The factory default settings for the DIP switches and jumpers may not work with OS-9. Be sure the DIP switches and jumpers agree with the settings in the [Settings](#) section.



SW3 and SW4 are not used by OS-9 for baud rate.

- SW5 has switches 5, 6 set to ON.
- SW6 has switches 2,4,6 set to ON to select the last byte of the MAC Address of the board.
- SW7 is not applicable (Reserved).
- SW8 is not applicable (Reserved).
- SW9 is not applicable (Reserved).

Connecting the Target to the Host



Please refer to the Hitachi documentation for information on hardware preparation and installation, operating instructions, and functional descriptions prior to installing OS-9 on your SuperH evaluation board.



The factory default settings for the DIP switches and jumpers may not work with OS-9. Be sure the DIP switches and jumpers agree with the settings in the [Settings](#) section.

Connecting the SuperH Evaluation Board to your host PC is a two-part process. The first part is to attach the serial cable between the board and the host PC. The second part is to set up the communication program. In the following sections, the communication program used is HyperTerminal. HyperTerminal is supplied with Microsoft Windows.

Establishing a Serial Connection

1. Connect the serial cable to the connector CN1 on the SuperH evaluation board.

2. Connect the other end of the serial cable to one of the COM ports on the Host PC. Depending on your PC system, you may need either a straight or a reversed serial cable to make this connection.



If you do not know what type of serial cable your machine uses, try a reversed cable first. If the connection fails (no boot messages appear in the communication program's window), then try a straight serial cable.

Set Up HyperTerminal for Windows

1. For Windows 95/98: From the **Start** button, select **Programs -> Accessories -> HyperTerminal** to open the HyperTerminal folder. Double-click the **Hyperterm** icon to start HyperTerminal.

For Windows NT: From the **Start** button, select **Programs -> Accessories -> HyperTerminal -> Hyperterminal** to start Hyperterminal.

2. Enter a name for your HyperTerminal session in the Name text box of the Connection Description dialog box.
3. Select an icon for the new HyperTerminal session.
4. For Windows 95/98: Click **OK**. The Phone Number dialog box appears.
For Windows NT: Click **OK**. The Connect To dialog box appears.
5. For Windows 95/98: In the Phone Number dialog box, go to the Connect Using drop-down combo box and select the communications (COM) port that is connected to the SuperH evaluation board.

For Windows NT: In the Connect To dialog box, go to the Connect Using drop-down combo box and select the communications (COM) port that is connected to your SuperH evaluation board.

6. Click **OK**. The COM# Properties dialog box appears (# represents the number of your chosen COM port, such as COM1).
7. In the Port Settings tab, enter the settings as indicated in the following list:
 - Bits per second: **9600**
 - Data bits: **8**
 - Parity: **None**
 - Stop Bits: **1**
 - Flow Control: **Xon/Xoff**
8. Click **OK**. You are now connected to the SuperH Evaluation Board. The bottom left of your HyperTerminal screen will display the word *connected*.
9. Turn on the SuperH evaluation board. A boot menu similar to the one in the following illustration will appear after boot messages are displayed.

Figure 1-3. OS-9 Boot Menu

```
OS-9000 Bootstrap for the SuperH
ATA IDE disk found
Now trying to Override autobooters
BOOTING PROCEDURES AVAILABLE ----- <INPUT>

Boot from PCMCIA PCCARD ----- <pcm_pc>
Boot embedded OS-9000 in-place ----- <bo>
Copy embedded OS-9000 to RAM and boot -- <lr>
Enter system debugger ----- <break>
Restart the System ----- <q>
```

Now that you have connected your host system to the evaluation board, you will need to build a bootfile and place it on a PCMCIA IDE card.

Building the Bootfile Image

The following sections detail how to build the bootfile image using the Configuration Wizard.

Starting the Configuration Wizard

The OS-9 coreboot image allows for booting from PCMCIA IDE cards. To boot from the PCMCIA IDE card, you need to create an OS-9 boot image in the PCMCIA card with the Configuration Wizard. The Configuration Wizard is a special purpose utility that simplifies the task of building an OS-9 ROM image for your SuperH evaluation board. The Configuration Wizard was installed on your host PC when you installed the OS-9 for SuperH package.




The SanDisk 4MB and 20MB PCMCIA ATA IDE cards do not work correctly with PCMCIA IDE interrupts. To make sure that all cards (including the SanDisk cards) work with OS-9, the default mode for accessing the PCMCIA IDE cards is set to polled mode. If you need to enable PCMCIA IDE interrupts, see [Enabling PCMCIA IDE Interrupts](#) on page 37. From the Windows 95/98 or Windows NT desktop, click **Start**.

The procedures in this section assume you want to set up your reference board for user state application development using Hawk™ and an Ethernet connection. From the Windows 95/98 or Windows NT desktop, click **Start**.

The Configuration Wizard is the application used to build the coreboot, bootfile, or ROM image. To start the Configuration Wizard, perform the following steps:


1. From the Windows desktop, select **Start -> RadiSys -> OS-9 for <product> -> Configuration Wizard**. You should see the following opening screen:

Figure 1-4. Configuration Wizard Opening Screen



2. Select your target board from the Select a board pull-down menu.
3. Select the **Create new configuration** radio button from the Select a configuration menu and type in the name you want to give your ROM image in the supplied text box. This names your new configuration, which can later be accessed by selecting the Use existing configuration pull down menu.
4. Select the **Advanced Mode** radio button from the Choose Wizard Mode field and click **OK**. The Wizard's main window is displayed. This is the dialog from which you will proceed to build your image. An example is shown in [Figure 1-5](#).

Figure 1-5. Configuration Wizard Main Window



Building the Bootfile Image


Once in the Advanced mode of the Configuration Wizard, build a bootfile image by completing the following steps:

1. To enable the Ethernet function, click on the **System Network Configuration** button.
2. Ensure Ethernet Connection is checked.
3. Expand the Ethernet Connection tree by clicking on the "+" to the left of it, then select the Ethernet controller and Ethernet card.
4. Select the Server assigned IP address box or the Specify an IP address; if you select the ladder you will need to fill in the IP Address and Subnet Mask text boxes.



If you do not know the IP address of your machine, contact your system administrator.

5. Select the Commit Change button.
6. Click on the **SoftStax® Setup** tab, and select **Enable SoftStax**.
7. Click **OK** to close the window.
8. To enable the PCMCIA IDE function, click on the **Disk Configuration** button that is found in the bootfile Configuration button group.
9. Click on the **IDE Configuration** tab and select **Enable IDE Disk**.
10. Click **OK** to close the dialog box.

11. Leave the other default settings alone and click the **Build Images** button to display the Master Builder window.
12. Select the following check boxes:
 - **Disk Support**
 - **Disk Utilities [fdisk, format...]**
 - **SoftStax (SPF) Support Modules**
 - **User State Debugging Modules**
13. Click **Bootfile Only Image** under Build Type/ Options, then click **Build**. This will build the bootfile image that can be placed on the PCMCIA IDE card.
14. Insert the PCMCIA IDE card into the PCMCIA slot of your host computer.
15. Click **Save As** to save the bootfile to the root directory of the PCMCIA IDE card. Name the bootfile `os9kboot`.
16. Click **Finish** and then select **File -> Exit** to quit from Configuration Wizard. A dialog box appears and asks if you want to save your changes.
17. Click **Yes** to save the changes, or click **No** to delete the changes. The Configuration Wizard program closes the dialog box and exits.
18. Make sure the power to the board is turned off.
 If you insert a PCMCIA card into either PCMCIA socket of the EBX7709 reference board with power applied to the board, you will damage the PCMCIA card.
19. Remove the PCMCIA IDE card from the host computer.
20. Position the PCMCIA card so the end with the PCMCIA female connector is facing the PCMCIA socket and the label on the top of the card is facing down.
21. Slide the card into the socket until the card snaps onto the connector pins and the eject button pops out.

22. Apply power to the board. The following boot menu appears.

```
OS-9000 Bootstrap for the SuperH
ATA IDE disk found in socket 00
Now trying to Override autobooters

BOOTING PROCEDURES AVAILABLE ----- <INPUT>

Boot over Ethernet (amd7990) ----- <eb>
Boot from PCMCIA PCCARD ----- <pcm_pc>
Boot embedded OS-9000 in-place ----- <bo>
Copy embedded OS-9000 to RAM and boot-- <lr>
Kermit download ----- <ker>
Enter system debugger ----- <break>
Restart the System ----- <q>

Select a boot method from the above menu:
```

23. Type `pcm_pc` to select `Boot from PCMCIA PCCARD`. The SuperH evaluation board will boot from the IDE PCMCIA card. You will see the shell prompt “\$” at the end of the boot process.

24. Type the following commands to start the NDP Server and the NDP I/O Server:

```
spfndpd <>>>/nil&
ndpio<>>>/nil&
```

The system is ready for you to start user state application development with Microware Hawk. See [Getting Started with Microware Hawk](#) to get oriented with Microware Hawk.

Creating a Startup File

When the Configuration Wizard is set to use a hard drive, or another fixed drive such as a PC Flash Card, as the default device, it automatically sets up the `init` module to call the `startup` file in the `SYS` directory in the target (For example: `/h0/SYS/startup`, `/mhc1/SYS/startup`). However, this directory and file will not exist until you create it. To create the `startup` file, complete the following steps:

1. Create a `SYS` directory on the target machine where the `startup` file will reside (for example: `mkdir /h0/SYS`, `mkdir /dd/SYS`).
2. On the host machine, navigate to the following directory:

```
MWOS/OS9000/SRC/SYS
```

In this directory, you will see several files. The files related to this section are listed below:

- `motd`: Message of the day file
- `password`: User/password file

- `termcap`: Terminal description file
 - `startup`: Startup file
3. Transfer all files to the newly created `sys` directory on the target machine. (You can use Kermit, or FTP in ASCII mode to transfer these files.)
 4. Since the files are still in DOS format, you will be required to convert them into the OS-9 format with the `cudo` utility. The following command is an example:
`cudo -cdo password`

This will convert the `password` file from DOS to OS-9 format.



For a complete description of all the `cudo` command options, refer to the *Utilities Reference Manual*, included with this CD.

5. Since the command lines in the startup file are system-dependent, it may be necessary to modify this file to fit your system configuration. It is recommended that you modify the file before transferring it to the target machine.

Example Startup File

Below is the example startup file as it appears in the `MWOS/OS9000/SRC/SYS` directory:

```
-tnxnp
tmode -w=1 nopause
*
* OS-9 - Version 3.0
*Copyright 2001 by Microware Systems Corporation
*The commands in this file are highly system dependent and
*should be modified by the user.
*
*setime </term; * start system clock
setime -s; * start system clock
link mshell csl; * make "mshell" and "csl" stay in memory
* iniz r0 h0 d0 t1 p1 term; * initialize devices
* load utils; * make some utilities stay in memory
* tsmon /term /t1 &; * start other terminals
list sys/motd
setenv TERM vt100
tmode -w=1 pause
mshell<>>>/term -l&
```



Refer to the Making a Startup File section in Chapter 9 of the *Using OS-9* manual for more information on startup files.

2

Optional Procedures

The following sections detail the optional procedures you may wish to perform once you have installed and configured OS-9.

These procedures involve customizing the coreboot image. The main reason for changing the coreboot image is to take advantage of ROM Ethernet services such as System State Debugging. The System State Debugging limitation occurs because the IP address used in the EPROM image is set to 0 . 0 . 0 . 0. If you want System State Debugging, you must create a new version of the coreboot image with an IP address assigned to the board.



If you are only doing User State Debugging under SoftStax, changing the coreboot image is not necessary.

The following sections are included:

[Placing a Coreboot Image into FLASH Memory](#)

[Placing a Coreboot + Bootfile Image into FLASH Memory](#)

[Making a Coreboot Image with an EPROM Programmer](#)

[Making a Coreboot + Bootfile Image with an EPROM Programmer](#)


Placing a Coreboot Image into FLASH Memory

To place a coreboot image into FLASH on the SuperH board, the image will have to be built, embedded in a bootfile, and programmed into flash memory. To complete this process, follow the steps below.

Building the Coreboot Image

1. From the Windows desktop, select **Start -> RadiSys -> OS-9 for <product> -> Configuration Wizard**. You should see the following opening screen:

Figure 2-1. Configuration Wizard Opening Screen




2. Select your target board from the Select a board pull-down menu.
3. Select the **Create new configuration** radio button from the Select a configuration menu and type in the name you want to give your ROM image in the supplied text box. This names your new configuration, which can later be accessed by selecting the Use existing configuration pull down menu.
4. Select the **Advanced Mode** radio button from the Choose Wizard Mode field and click **OK**. The Wizard's main window is displayed. This is the dialog from which you will proceed to build your image. An example is shown in [Figure 2-2](#).

Figure 2-2. Configuration Wizard Main Window



5. From the Network Configuration dialog, select the **Interface Configuration** tab. From here you can select and enable the interface. For example, you can select the appropriate Ethernet card from the list of options on the left and specify whether you would like to enable IPv4 or IPv6 addressing. [Figure 2-3](#) shows an example of the Interface Configuration tab.

Figure 2-3. Bootfile -> Network Configuration -> Interface Configuration



6. Click **OK** to close the window.
7. Click the **Build Images** button to display the Master Builder window.
8. Select the **Coreboot Only Image** button and click **Build**. The coreboot image (pflashcore) is built and saved in the following directory:
MWOS\OS9000\SH3\PORTS\SH7709\BOOTS\INSTALL\PORTBOOT
9. Click **Finish** to close the Master Builder window.

Embedding the Coreboot Image in a Bootfile


1. In the SuperH Configuration Wizard window, click **Configure System Options**. A window named **SH3:<your configuration name>** appears.
2. Click on the **Bootfile Options** tab.
3. Select **PF-CORE**. This will include the file named pflashcore in the new bootfile.
4. If there are any other bootfile options you want active at this time, select them as well. The Configuration Wizard help system explains the options. To access the help, click the question mark in the upper right corner of the option's dialog box and then select the option you want explained.
5. Click **OK** to close the window.
6. Click the **Build Images** button to open the Master Builder window.

7. Select the Bootfile Only Image radio button and click **Build**.. The bootfile image (bootfile) is built and saved in the following directory:
 MWOS\OS9000\SH3\PORTS\SH7709\BOOTS\INSTALL\PORTBOOT
 The **Save As** button is enabled when the build is completed.
8. Save the bootfile to the root directory of the PCMCIA IDE card. Use the name `os9kboot`.
9. Click **Finish** to close the Master Builder window, and select **File** -> **Save Settings** to save the configuration.
10. Select **File** -> **Exit** to exit the Wizard.

Programming the Coreboot Image into FLASH memory

1. Remove power from the SuperH evaluation board.
2. Locate the four-switch dip switch labeled SW4 on the SuperH evaluation board.

Figure 2-4. Location of Switch 4



3. SH7709: Set switch SW4-1 (switch 1 on SW4) to the ON position. This tells the system to boot from the EPROM instead of the flash memory.

 SH7709A: Set switch SW4-3 (switch 3 on SW4) to the ON position. This tells the system to boot from the EPROM instead of the flash memory.
4. Remove the PCMCIA IDE card containing `os9kboot` from the PC host and insert the card into the PCMCIA socket on the SuperH board.
5. Start HyperTerminal.

6. Apply power to the SuperH evaluation board. The SuperH evaluation board will boot to the following boot menu.

```

OS-9000 Bootstrap for the SuperH

ATA IDE disk found in socket 00
Now trying to Override autobooters

BOOTING PROCEDURES AVAILABLE ----- <INPUT>

Boot over Ethernet (amd7990) ----- <eb>
Boot from PCMCIA PCCARD ----- <pcm_pc>
Boot embedded OS-9000 in-place ----- <bo>
Copy embedded OS-9000 to RAM and boot-- <lr>
Kermit download ----- <ker>
Enter system debugger ----- <break>
Restart the System ----- <q>

Select a boot method from the above menu:

```

7. Type `pcm_pc` to finish booting with the bootfile on the PCMCIA IDE card. The new bootfile containing the coreboot image is now loaded into the SuperH evaluation board's RAM memory. You are ready to load the coreboot image into flash ROM.
8. At the shell prompt (`$`), type the following command: `pflash`. This command erases flash memory, loads the new coreboot image into the flash memory and verifies the contents of the flash memory.
9. When you get the shell prompt (`$`) again, remove power from the SuperH evaluation board.
10. SH7709: Set switch 4-1 to the OFF position.
SH7709A: Set switch 4-3 to the OFF position.
11. Reboot the system. The SuperH board is now using the new coreboot image in flash memory.

Now the system is ready for you to start system state and user state application development with Microware Hawk. See [Getting Started with Microware Hawk](#) to get oriented with Microware Hawk.


Placing a Coreboot + Bootfile Image into FLASH Memory

To put a Coreboot+Bootfile image onto the SuperH board, you will have to build the image, embed it in another bootfile to transfer it to the board, and store it in flash memory.

Building the Coreboot+Bootfile Image


1. From the Windows desktop, select **Start** -> **RadiSys** -> **OS-9 for <product>** -> **Configuration Wizard**. You should see the following opening screen:

Figure 2-5. Configuration Wizard Opening Screen




2. Select your target board from the Select a board pull-down menu.
3. Select the **Create new configuration** radio button from the Select a configuration menu and type in the name you want to give your ROM image in the supplied text box. This names your new configuration, which can later be accessed by selecting the Use existing configuration pull down menu.
4. Select the **Advanced Mode** radio button from the Choose Wizard Mode field and click **OK**. The Wizard's main window is displayed. This is the dialog from which you will proceed to build your image. An example is shown in [Figure 2-2](#).

Figure 2-6. Configuration Wizard Main Window



5. Click the **Main Configuration** button. A window titled **SH3:<configuration name>** appears.
6. From the Network Configuration dialog, select the **Interface Configuration** tab. From here you can select and enable the interface. For example, you can select the appropriate Ethernet card from the list of options on the left and specify whether you would like to enable IPv4 or IPv6 addressing. [Figure 2-3](#) shows an example of the Interface Configuration tab.

Figure 2-7. Bootfile -> Network Configuration -> Interface Configuration



If you are unsure of the values for these text boxes, contact your system administrator.

7. Click **OK** to close the window.
8. Select any other coreboot or bootfile options you want included in your coreboot + bootfile image.
9. Click **Build Images** to display the Master Builder window.
10. Select the Coreboot + Bootfile Image radio button and click **Build**. The coreboot+bootfile image (pflashrom) is built and saved in the following directory:
MWOS\OS9000\SH3\PORTS\SH7709\BOOTS\INSTALL\PORTBOOT
11. Click **Finish** to close the Master Builder window.

Embedding the Coreboot+Bootfile Image in a Bootfile

1. In the Configuration Wizard window, click **Configure System Options**. A window named **SH3:<your configuration name>** appears.
2. Click on the Bootfile Options tab.
3. Click **PF-ROM**. This box includes the file named `rom` (which contains the coreboot + bootfile image) in the new bootfile as a data module.

4. If there are any other bootfile options you want active at this time, select them as well.
5. Click **OK** to close the window.
6. Click **Build Images** to open the Master Builder window.
7. Select the Bootfile Only Image radio button and click **Build**. The bootfile+coreboot image (bootfile) is built and saved in the following directory.
`MWOS\0S9000\SH3\PORTS\SH7709\BOOTS\INSTALL\PORTBOOT`
 The **Save As** button is enabled when the build is completed.
8. Save the bootfile to the root directory of the PCMCIA IDE card. Use the name `os9kboot`.
9. Click **Finish** to close the Master Builder screen, and select **File -> Save Settings** to save the configuration.
10. Select **File -> Exit** to exit the Wizard.

Programming the Coreboot+Bootfile Image into FLASH memory

1. Remove power from the SuperH evaluation board.
2. Locate the dip-switch labeled SW4 on the SuperH evaluation board.

Figure 2-8. Location of Switch 4 (SH7709)





Figure 2-9. Location Switch 4 (SH7709A)



3. SH7709: Set switch SW4-1 (switch 1 on SW4) to the ON position. This tells the system to boot from the EPROM instead of the flash memory.

SH7709A: Set switch SW4-3 (switch 3 on SW4) to the ON position. This tells the system to boot from the EPROM instead of the flash memory.

4. Remove the PCMCIA IDE card from the PC host and insert the card into the PCMCIA socket on the SuperH board.
5. Start Hyperterminal.
6. Apply power to the board. The SuperH evaluation board will boot to the following boot menu.

```

OS-9000 Bootstrap for the SuperH

ATA IDE disk found in socket 00
Now trying to Override autobooters

BOOTING PROCEDURES AVAILABLE ----- <INPUT>

Boot over Ethernet (amd7990) ----- <eb>
Boot from PCMCIA PCCARD ----- <pcm_pc>
Boot embedded OS-9000 in-place ----- <bo>
Copy embedded OS-9000 to RAM and boot-- <lr>
Kermit download ----- <ker>
Enter system debugger ----- <break>
Restart the System ----- <q>

Select a boot method from the above menu:

```

7. Type `pcm_pc` to finish booting with the bootfile on the IDE. The new bootfile containing the coreboot+bootfile image is now loaded into the SuperH evaluation board's RAM memory. You are ready to load the coreboot+bootfile image into flash ROM.
8. At the shell prompt (`$`), type the following command: `pflash`. The command erases flash memory, loads the new coreboot+bootfile into the flash memory and verifies the contents of the flash memory.
9. When you get the shell prompt (`$`) again, turn off the SuperH evaluation board.
10. SH7709: Set switch SW4-1 to the OFF position.

SH7709A: Set switch SW4-3 to the OFF position.

11. Reboot the system. The SuperH board is now using the new coreboot + bootfile image in flash memory.

Now the system is ready for you to start system state and user state application development with Microware Hawk. See [Getting Started with Microware Hawk](#) to get oriented with Microware Hawk.

Making a Coreboot Image with an EPROM Programmer

This section tells you how to create the coreboot image up to the point where you will transfer the file to your EPROM programmer. Refer to the instructions for your EPROM programmer to learn how to program the new coreboot image into the EPROMS.


1. From the Windows desktop, select **Start** -> **RadiSys** -> **OS-9 for <product>** -> **Configuration Wizard**. Give the boot image a name.



For subsequent uses of a configuration, Configuration Wizard automatically adds the processor family to the beginning of the configuration name. Do not attempt to modify this portion of the name.

2. Select **Advanced Mode** and click **OK**. The SuperH Configuration Wizard window appears.
3. Click the **Main Configuration** button. A window titled SH3:<configuration name> appears.
4. From the Network Configuration dialog, select the **Interface Configuration** tab. From here you can select and enable the interface. For example, you can select the appropriate Ethernet card from the list of options on the left and specify whether you would like to enable IPv4 or IPv6 addressing. [Figure 2-3](#) shows an example of the Interface Configuration tab.

Figure 2-10. Bootfile -> Network Configuration -> Interface Configuration



If you are unsure of the values for these text boxes, contact your system administrator.

5. Click **OK** to close the window.
6. Select any other coreboot options you want included in your coreboot image.
7. Click the **Build Images** button to display the Master Builder window.

8. Click the **Coreboot Only Image** button and click **Build**.
9. Click **Save As** to save the coreboot image to a directory of your choosing. The default file name is coreboot.
10. Click **Finish** to close the Master Builder window, and select **File -> Save Settings** to save the configuration.
11. Select **File -> Exit** to exit the Wizard.
12. Transfer the coreboot image to the EPROMs with the EPROM programmer. You will need to follow the documentation for the EPROM programmer to complete this step.
13. With the power to the board turned off, insert the EPROMs into the SuperH board.
14. Set switch 4-1 (switch 1 on SW4) to the ON position so the board will boot from the EPROMs.
15. Turn on power to the board. The SuperH evaluation board will boot to the boot menu.

```

OS-9000 Bootstrap for the SuperH
ATA IDE disk found in socket 00
Now trying to Override autobooters

BOOTING PROCEDURES AVAILABLE ----- <INPUT>

Boot over Ethernet (amd7990) ----- <eb>
Boot from PCMCIA PCCARD ----- <pcm_pc>
Boot embedded OS-9000 in-place ----- <bo>
Copy embedded OS-9000 to RAM and boot-- <lr>
Kermit download ----- <ker>
Enter system debugger ----- <break>
Restart the System ----- <q>

Select a boot method from the above menu:

```

16. Select the booting method you want to use to boot the system to the dollar sign shell prompt (\$).

Now the system is ready for you to start system state and user state application development with Microware Hawk. See [Getting Started with Microware Hawk](#) to get oriented with Microware Hawk.

Making a Coreboot + Bootfile Image with an EPROM Programmer

We will tell you how to create the Coreboot+Bootfile image up to the point where you will transfer the file to your EPROM programmer. You will have to refer to your EPROM programmer's instructions to learn how to program the new Coreboot+Bootfile image into the EPROMS.


1. From the Windows desktop, select **Start** -> **RadiSys** -> **OS-9 for <product>** -> **Configuration Wizard**. Give the boot image a name.



For subsequent uses of a configuration, Configuration Wizard automatically adds the processor family to the beginning of the configuration name. Do not attempt to modify this portion of the name.

2. Select **Advanced Mode** and click **OK**. The SuperH Configuration Wizard window appears.
3. Click the **Main Configuration** button. A window titled SH3:<configuration name> appears.
4. From the Network Configuration dialog, select the **Interface Configuration** tab. From here you can select and enable the interface. For example, you can select the appropriate Ethernet card from the list of options on the left and specify whether you would like to enable IPv4 or IPv6 addressing. [Figure 2-3](#) shows an example of the Interface Configuration tab.

Figure 2-11. Bootfile -> Network Configuration -> Interface Configuration



If you are unsure of the values for these text boxes, contact your system administrator.

5. Click **OK** to close the window.
6. Click on the Bootfile Configuration or the Coreboot Configuration buttons, and select the coreboot and bootfile options you want included in your coreboot + bootfile image.

7. Click **Build Images** to display the Master Builder window.
8. Select the **Coreboot+Bootfile Image** button and click **Build**.
9. Make sure the ROM module is not larger than your available EPROM memory. If it is too big, you will have to complete one of the following three actions:
 - select the Pack ROM option
 - turn off some of the bootfile options
 - select the Pack ROM option and deselect some bootfile options
10. Click **Save As** to save the ROM image to a directory of your choosing. If you do not have that directory on the drive, you can create it.
11. Click **Finish** to close the Master Builder window.
12. Select **File -> Save Settings** and **File -> Exit** to close Configuration Wizard.
13. Transfer the ROM image to the EPROMS with the EPROM programmer. You will need to follow the documentation for the EPROM programmer to complete this step.
14. With the power to the board turned off, insert the EPROMS into the SuperH board.
15. SH7709: Set switch 4-1 (switch 1 on SW4) to the ON position so the board will boot from the EPROMS.

SH7709A: Set switch 4-3 (switch 3 on SW4) to the ON position so the board will boot from the EPROMS.
16. Turn on power to the board. The SuperH evaluation board will boot to the boot menu.

```

OS-9000 Bootstrap for the SuperH

ATA IDE disk found in socket 00
Now trying to Override autobooters

BOOTING PROCEDURES AVAILABLE ----- <INPUT>

Boot over Ethernet (amd7990) ----- <eb>
Boot from PCMCIA PCCARD ----- <pcm_pc>
Boot embedded OS-9000 in-place ----- <bo>
Copy embedded OS-9000 to RAM and boot-- <lr>
Kermit download ----- <ker>
Enter system debugger ----- <break>
Restart the System ----- <q>

Select a boot method from the above menu:

```

17. Select the booting method you want to use to boot the system to the dollar sign shell prompt.

Now the system is ready for you to start system state and user state application development with Microware Hawk. See *Getting Started with Microware Hawk* to get oriented with Microware Hawk.

3

Board Specific Reference



This chapter explains how to speed up boot times and enable PC Card interrupts. The chapter includes the following sections:

[Boot Menu Options](#)

[The Fastboot Enhancement](#)

[Enabling PCMCIA IDE Interrupts](#)

Boot Menu Options

You select your boot device menu options using the Configuration Wizard. For each boot device option, you can select whether you want it to be displayed on a boot menu, set up to autoboot, or both. The autoboot option enables the device selected to automatically boot up the high-level bootfile, bypassing the boot device menu.



When using the Configuration Wizard, we recommend that you select only one device for autoboot on your system.

Following is an example of the Boot Menu displayed in the terminal emulation window (using Hyperterminal):

```
OS-9000 Bootstrap for the SuperH

MICROWARE PCMCIA SOCKET SERVICES
ATA IDE disk found.

Now trying to Override autobooters.

BOOTING PROCEDURES AVAILABLE ----- <INPUT>

Boot over Ethernet (DP83902A) ----- <eb>
```

What you select for boot options in the Configuration Wizard determines what modules are included in the coreboot image.

The Fastboot Enhancement

The Fastboot enhancements to OS-9 were added to address the needs of embedded systems that require faster system bootstrap performance than what is normally seen. OS-9's normal bootstrap performance can be mostly attributed to its flexibility. OS-9 can handle many different runtime configurations to which it dynamically adjusts during the bootstrap process.

The Fastboot concept consists of informing OS-9 that the defined configuration is static and valid. These assumptions eliminate the dynamic searching OS-9 normally performs during the bootstrap process and allow the system to perform a minimal amount of runtime configuration. As a result, a significant increase in bootstrap speed is achieved.

Overview

The Fastboot enhancement consists of a set of flags that control the bootstrap process. Each flag informs some portion of the bootstrap code that a particular assumption can be made and that the associated bootstrap functionality should be omitted.

One very important feature of the Fastboot enhancement is that not only can the control flags be statically defined when the embedded system is initially configured, but they may also be dynamically altered during the bootstrap process itself. For example, the bootstrap code could be configured to query dip switch settings, respond to device interrupts, or respond to the presence of specific resources which would indicate different bootstrap requirements.

Also, the Fastboot enhancement's versatility allows for special considerations under certain circumstances. This versatility would be useful in a system where normally all resources are known, static and functional, but additional validation is required during bootstrap for a particular instance such as a resource failure. The low-level bootstrap code could respond to some form of user input that would inform it that additional checking and system verification is desired.

Implementation Overview

The Fastboot configuration flags have been implemented as a set of bit fields. An entire 32-bit field has been dedicated for bootstrap configuration. This four-byte field is contained within the set of data structures shared by the ModRom sub-components and the kernel. Hence, the field is available for modification and inspection by the entire set of system modules (high-level and low-level). Currently, there are just six bit flags defined with eight bits reserved for user-definable bootstrap functionality. The reserved user-definable bits are the high-order eight bits (31-24). This leaves bits available for future enhancements. The currently defined bits and their associated bootstrap functionality are listed below:

B_QUICKVAL

The B_QUICKVAL bit indicates that only the module headers of modules in ROM are to be validated during the memory module search phase. This causes the CRC check on modules to be omitted. This option is potentially a large time saver due to the complexity and expense of CRC generation. If a system has many modules in ROM, where access time is typically longer than RAM, omitting the CRC check on the modules will drastically decrease the bootstrap time. It is fairly rare that corruption of data occurs in ROM. Therefore, omitting CRC checking will usually be a safe option.

B_OKRAM

The B_OKRAM bit informs both the low-level and high-level systems that they should accept their respective RAM definitions without verification. Normally, the system probes memory during bootstrap based on the defined RAM parameters. This allows system designers to specify a possible RAM range which the system will validate upon startup. Thus the system can accommodate varying amounts of RAM. But in an embedded system where the RAM limits are usually statically defined and presumed to be functional, there is no need to validate the defined RAM list. Bootstrap time is saved by assuming that the RAM definition is accurate.

B_OKROM

The B_OKROM bit causes acceptance of the ROM definition without probing for ROM. This configuration option behaves just like the *B_OKRAM* option except that it applies to the acceptance of the ROM definition.

B_1STINIT

The B_1STINIT bit causes acceptance of the first *init* module found during cold-start. By default, the kernel searches the entire ROM list passed up by the ModRom for *init* modules before it accepts and uses the *init* module with the highest revision number. In a statically defined system, a good deal of time can be saved by using this option to omit the extended *init* module search.

B_NOIRQMASK

The B_NOIRQMASK bit informs the entire bootstrap system that it should not mask interrupts for the duration of the bootstrap process. Normally, the ModRom code and the kernel cold-start mask interrupts for the duration of the system startup. But some systems that have a well defined interrupt system (i.e. completely calmed by the *sysinit* hardware initialization code) and also have a requirement to respond to an installed interrupt handler during system startup can enable this option to prevent the ModRom and the kernel cold-start from disabling interrupts. This is particularly useful in power-sensitive systems that need to respond to “power-failure” oriented interrupts.



Some portions of the system may still mask interrupts for short periods during the execution of critical sections.

B_NOPARITY

If the RAM probing operation has not been omitted, the B_NOPARITY bit causes the system to not perform parity initialization of the RAM. Parity initialization occurs during the RAM probe phase. The B_NOPARITY option is useful for systems that either require no parity initialization at all or systems that only require it for “power-on” reset conditions. Systems that only require parity initialization for initial “power-on” reset conditions can dynamically use this option to prevent parity initialization for subsequent “non-power-on” reset conditions.

Implementation Details

This section describes the compile-time and runtime methods by which users can control the bootstrap speed of their system.

Compile-time Configuration

The compile-time configuration of the bootstrap is provided by a pre-defined macro (*BOOT_CONFIG*) which is used to set the initial bit-field values of the bootstrap flags. Users can redefine the macro for recompilation to create a new bootstrap configuration. The new overriding value of the macro should be established by redefining the macro in the *rom_config.h* header file or as a macro definition parameter in the compilation command.

The `rom_config.h` header file is one of the main files used to configure the ModRom system. It contains many of the specific configuration details of the low-level system. Here is an example of how a user can redefine the bootstrap configuration of their system using the `BOOT_CONFIG` macro in the `rom_config.h` header file:

```
#define BOOT_CONFIG (B_OKRAM + B_OKROM + B_QUICKVAL)
```

And here is an alternate example showing the default definition as a compile switch in the compilation command in the makefile:

```
SPEC_COPTS = -dNEWINFO -dNOPARITYINIT -dBOOT_CONFIG=0x7
```

This redefinition of the `BOOT_CONFIG` macro would result in a bootstrap method which would accept the RAM and ROM definitions as they are without verification, and also validate modules solely on the correctness of their module headers.

Runtime Configuration

The default bootstrap configuration can be overridden at runtime by changing the `rinf->os->boot_config` variable from either a low-level P2 module or from the `sysinit2()` function of the `sysinit.c` file. The runtime code can query jumper or other hardware settings to determine what user-defined bootstrap procedure should be used. An example P2 module is shown below.



If the override is performed in the `sysinit2()` function, the effect is not realized until after the low-level system memory searches have been performed. This means that any runtime override of the default settings pertaining to the memory search must be done from the code in the P2 module code.

```
#define NEWINFO
#include <rom.h>
#include <types.h>
#include <const.h>
#include <errno.h>
#include <romerrno.h>
#include <p2lib.h>

error_code p2start(Rominfo rinf, u_char *gbls)
{
    /* if switch or jumper setting is set... */
    if (switch_or_jumper == SET) {
        /* force checking of ROM and RAM lists */
        rinf->os->boot_config &= ~(B_OKROM+B_OKRAM);
    }
    return SUCCESS;
}
```

Enabling PCMCIA IDE Interrupts

Due to a problem with losing interrupts when using certain PCMCIA IDE cards with the SuperH (SH7709 or SH7709A) board, the default configuration of OS-9 has been set to polled mode for accessing PCMCIA IDE type devices.

The following PCMCIA IDE cards are known to have problems with interrupts:

- the SanDisk PCMCIA PC CARD ATA 4MB card
- the SanDisk PCMCIA PC CARD ATA 20MB card

The following PCMCIA IDE cards have not shown any problems with interrupts:

- the Viking PCMCIA PC CARD ATA 12MB card
- the EXP Disk Traveler HDG-1.4GB card
- the Maxtor Hard Card series

All of the above cards (including the SanDisk cards) will work with polled mode. If you need to enable interrupts for use with your applications, you will need to follow the steps outlined in [Enabling PCMCIA IDE Interrupts on the SuperH](#).

Before You Start

You need to test to see if your PCMCIA IDE card will work with PCMCIA interrupts enabled. If the following sequence of three commands work, then you can safely enable interrupts on your system.

```
$ chd/mhc1
```

```
$ save kernel
```

```
$ ident kernel
```

Enabling PCMCIA IDE Interrupts on the SuperH

To enable interrupts on PCMCIA IDE devices the Microware Socket Services and device descriptors must be updated.

The Microware PCMCIA Socket Services are included in a p2module called `llcis` as well as in the `pcmcia` utility's module. Both of these modules should be compiled with interrupts enabled to use PCMCIA IDE interrupts.

Updating the `llcis` module

First you need to update the makefile for the `llcis` module.

1. Change to the `LLCIS` directory. The `LLCIS` directory is found in the following path: `MWOS\OS9000\SH3\PORTS\SH7709\ROM\LLCIS`. `LLCIS` contains a file named `makefile`.
2. Using a text editor, open `makefile`.
3. Remove the '#' character from the following line:
`SPEC_COPTS = -dSINGLE_SOCKET # -dUSE_IRQ`
4. Run `os9make` from the `LLCIS` directory to build a new `llcis` module.

Updating the PCMCIA utility

After you update the makefile for the `llcis` module, you need to update the makefile for the PCMCIA utility. The path to the PCMCIA utility's makefile is as follows:
`MWOS\OS9000\SH3\PORTS\SH7709\UTILS\PCMCIA\makefile`.

1. Change to the PCMCIA directory.

2. Using a text editor, open the file named `makefile`.
3. Remove the '#' character from the following line:
`SPEC_COPTS = -dSINGLE_SOCKET -k # -dUSE_IRQ`
4. Run `os9make` from the PCMCIA directory to build a new `pcmcia` module.

Updating the RBF/PCF PCMCIA IDE device descriptors

After you update the modules `llcis` and `pcmcia`, you need to update the PCMCIA IDE device descriptors. The PCMCIA IDE device descriptors are found in the `config.des` file. The path to the `config.des` file is as follows:
`MWOS\OS9000\SH3\PORTS\SH7709\RBF\RB1003\config.des`

1. Change to the `RB1003` directory.
2. Using a text editor, open the file named `config.des`.
3. Find the following section of code in the file:

```
init dev_specific {  
    ds_idetype = IDE_TYPE_PCMCIA;  
    ds_polled = IDE_POLLED;  
    ds_altstat = HD_ALTSTAT;  
    ds_timeout = 30;  
};
```

4. Change `IDE_POLLED` to `IDE_INTERRUPTS` in the following line:
`ds_polled = IDE_POLLED;`
5. Change to the following directory:
`MWOS\OS9000\SH3\PORTS\SH7709\RBF\RB1003\DESC` directory
6. Run `os9make`. This will build the RBF descriptors.

You have now enabled OS-9 to use PCMCIA IDE interrupts with the SH7709. Now you can create a new build using Configuration Wizard.



If you are only creating a bootfile image, select `llcis` from the Bootfile Options tab in the wizard. This will allow the `llcis` Microware Socket Services to start after the system is booted. When using this option, you do not need to re-create the coreboot image.



Board Specific Modules



This appendix describes the modules specifically written for the target board. It includes the following sections:

<Bold><links>Low-Level System Modules

<Bold><links>High-Level System Modules

<Bold><links>Common System Modules List



Low-Level System Modules

The following low-level system modules are tailored specifically for the SuperH board. The functionality of many of these modules can be altered through changes to the configuration data modules (cnfgdata). These modules are located in the following directory:

MWOS/OS9000/SH3/PORTS/SH7709/CMDS/BOOTOBJS/ROM

cnfgdata	standard cnfgdata module
cnfgfunc	configuration function module
commcnfg	communications port configuration module
conscnfg	console port configuration module
io16550	ROM based serial IO driver
iosh7708	ROM based serial IO driver
iosh7709	ROM based serial IO driver
l183902	low-level ethernet ROM driver
llcis	SH7709 PCMCIA ROM services
	PCMCIA IDE and 3COM Ethernet support
portmenu	boot system support module
sh3timer	ROM timer services
usedebug	use debug support module
	allows system to enter ROMbug or SNDDP on power-up if desired

High-Level System Modules

The following OS-9 system modules are tailored specifically for the SuperH 7709 board. Each module is located in a file of the same name in the following directory:

MWOS/OS900/SH3/PORTS/7709/CMDS/BOOTOBJS

abort	aborts the switch handler
pwrext	power management extension
pwrplcy	decides and initializes power states

PCMCIA Support for IDE Type Devices

Module

rb1003

Descriptors

/hc1	PCMCIA RBF type device RAW *
/hc1.dd	PCMCIA RBF type device, partition #1 *

/hc1fmt	PCMCIA RBF type device, partition #1 format enabled *
/mhc1	PCMCIA PC file system type device
/mhc1.dd	PCMCIA PC file system type device



The Configuration Wizard does not support configuration of PCMCIA IDE card for use with RBF. For items marked with an * the PC file system is assumed.

Real Time Clock

Module

rtc7709

Ticker (System Clock) Support

Module

tk7709

Serial Support

Module

sc7708

Descriptors /term /t3

t3 is assigned to the sc7708. The connector is located on the HY7709CHK-I/O expansion board. It is labeled as RS232 ch0 CN2.

t3: serial port #3

Default Baud Rate: 9600

Default Parity: None

Default Data Bits: 8

To use it select the following: **7708p1** in the Configuration Wizard.

Module

sc7709

Descriptors /term /t1

t1 is assigned to the sc7709. The connector is located at the rear of the board near the Ethernet connector. It is labeled as CN1 SH7709 SCI.

t1: serial port #1

Default Baud Rate: 9600

Default Parity: None



Default Data Bits: 8

Software/Hardware/Auto handshaking is supported.

To use it select the following: **7709p1 in the Configuration Wizard.**

Descriptors /t2

t2 is assigned to the sc7709. The connector is located on the HY7709CHK-I/O expansion board. It is labeled as RS232 ch1 CN3.

t2: serial port #2

Default Baud Rate 9600

Default Parity: None

Default Data Bits: 8

To use it select the following: **7709p2 in the Configuration Wizard.**

Baud Rates

The following OS-9 baud rates are supported by the SC7709 driver:

Table A-1. Supported SC7709 Baud Rates

50	75	110	134.5	150	300
600	1200	1800	2000	2400	3600
4800	7200	9600	19200	38400	

The following OS-9 baud rates are not supported by the SC7709 driver:

Table A-2. SC7709 Baud Rates Not Supported

31250	56000	57600	64000	115200
-------	-------	-------	-------	--------

Module

sc16550

Descriptors /term /t3

t3 is assigned to the SMC 37C935 16550 (compatible UART). The connector is located on the side of the board near the Ethernet connector. It is labeled as CN3 COM1.

t3: serial port #3

Default Baud Rate: 9600

Default Parity: None

Default Data Bits: 8

To use it: Select **16550 p1** in the Configuration Wizard.

Module

sc16550

Descriptors /term /t4

t4 is assigned to the SMC 37C935 16550 (compatible UART). The connector for t4 is located on an expansion board.

t4: serial port #4

Default Baud Rate: 9600

Default Parity: None

Default Data Bits: 8

To use it: Select **16550 p2** in the Configuration Wizard.

Baud Rates

The following OS-9 baud rates are supported by the sc16550 driver:

Table A-3. Supported sc16550 Baud Rates

50	75	110	134.5	150	300
600	1200	1800	2000	2400	3600
4800	7200	9600	19200	38400	

The following OS-9 baud rates are not supported by the sc16550 driver:

Table A-4. sc16550 Baud Rates Not Supported

31250	56000	57600	64000	115200
-------	-------	-------	-------	--------

Power Management Support

Module

sysif

Common System Modules List

The following system modules provide generic services for OS9000 Modular ROM. They are located in the following directory:

MWOS/OS9000/SH3/CMDS/BOOTOBSJ/ROM


<code>bootsys</code>	provides booter registration services.
<code>console</code>	provides console services.
<code>dbgentry</code>	inits debugger entry point for system use.
<code>dbserv</code>	provides debugger services.
<code>excption</code>	provides low-level exception services.
<code>fdc765</code>	provides PC style floppy support.
<code>fdman</code>	is a target-independent booter support module providing general booting services for RBF file systems.
<code>flboot</code>	is a SCSI floptical drive disk booter.
<code>flshcach</code>	provides low-level cache management services.
<code>fsboot</code>	is a SCSI TEAC floppy disk drive booter.
<code>hlproto</code>	provides user level code access to protoman.
<code>hsboot</code>	is a SCSI hard disk drive booter.
<code>ide</code>	provides target-specific standard IDE support, including PCMCIA ATA PC cards.
<code>llbootp</code>	provides bootp services.
<code>llip</code>	provides low-level IP services.
<code>llkermit</code>	provides a booter that uses kermit protocol.
<code>llsllip</code>	provides low-level SLIP services.
<code>lltcp</code>	provides low-level TCP services.
<code>lludp</code>	provides low-level UDP services.
<code>notify</code>	provides state change information for use with LL and HL drivers.
<code>override</code>	provides a booter that allows choice between menu and auto booters.
<code>parser</code>	provides argument parsing services.
<code>pcman</code>	provides a booter that reads MS-DOS file system
<code>protoman</code>	provides a protocol management module.
<code>restart</code>	provides a booter that causes a soft reboot of system.
<code>romboot</code>	provides a booter that allows booting from ROM.
<code>rombreak</code>	provides a booter that calls the installed debugger.
<code>rombug</code>	provides a low-level system debugger.

scsiman	is a target-independent booter support module that provides general SCSI command protocol services
sndp	provides low-level system debug protocol.
srecord	provides a booter that accepts S-Records.
swtimer	provides timer services via software loops
tsboot	is a SCSI TEAC tape drive booter.
type41	is a primary partition type.
vsboot	is a SCSI archive viper tape drive booter.



B

The SuperH Modules



This appendix is an overview of the OS-9 for Embedded Systems boot image and its components. Using the Wizard eliminates the need to have an in-depth understanding of how to create and update an OS-9 boot image just to get started. This chapter explains the types of boot images created by the Wizard and lists the OS-9 modules that are available for OS-9 for Embedded Systems (SH7709).

Coreboot Module List

Table B-1 lists all of the coreboot modules available for the SH7709SE01 and SH7709ASE. The list is organized alphabetically. The modules do not necessarily load in this order, and each module is not necessarily used in every build.

Table B-1. Coreboot Image Modules

Module	Description
<code>bootsys</code>	module that provides booter services
<code>cnfgdata</code>	data module containing configuration parameters
<code>cnfgfunc</code>	module that retrieves configuration parameters from the <code>cnfgdata</code> module
<code>commcnfg</code>	module that retrieves the name of the low-level auxiliary communication port driver from the <code>cnfgdata</code> module
<code>conscnfg</code>	module that retrieves the name of the low-level console driver from the <code>cnfgdata</code> module
<code>console</code>	provides high-level I/O hooks into low-level console serial driver
<code>dbgentry</code>	debugger entry glue module
<code>dbgserv</code>	debugger server module
<code>exception</code>	exception services module
<code>fdman</code>	RBF (Random Block File) floppy drive manager (RBF is the native OS-9 file system)
<code>flshcach</code>	module that provides the cache flushing routine
<code>ide</code>	low-level IDE booter module
<code>initext</code>	user-customizable system initialization module
<code>iosh7709</code>	low-level serial driver for SH7709 serial ports
<code>iosh7708</code>	low-level serial driver for SH7708 serial ports
<code>io16550</code>	low-level serial driver for com1/com2 serial ports

Table B-1. Coreboot Image Modules (Continued)

Module	Description
<code>ll21040</code>	low-level Ethernet driver module
<code>llbootp</code>	low-level BOOTP booter module
<code>llcis</code>	low-level PCMCIA configuration information service module
<code>llip</code>	low-level IP protocol module
<code>llkermit</code>	low-level Kermit protocol module
<code>llslip</code>	low-level SLIP protocol module
<code>lltcp</code>	low-level TCP protocol module
<code>lludp</code>	low-level UDP protocol module
<code>notify</code>	module that coordinates use of low-level I/O drivers in system and user-state debugging
<code>override</code>	Target-independent booter module which enables overriding of the autobooter. If the space bar is pressed within three seconds after the booting the target, a boot menu is displayed. Otherwise, booting proceeds with the first autobooter.
<code>parser</code>	<code>parser</code> is called by the booters to parse the key fields from the <code>cnfgdata</code> module and the user input (user parameter fields) during system boot
<code>pcman</code>	PCF (PC File) floppy drive and partition logical translation
<code>portmenu</code>	retrieves a list of configured booter names from the ROM <code>cnfgdata</code> module
<code>protoman</code>	low-level protocol manager module
<code>restart</code>	system reset/restart module
<code>romboot</code>	booter module that locates the OS-9 bootfile in ROM, FLASH, or NVRAM
<code>rombreak</code>	booter module that enables the break option in the boot menu (used to enter the debugger module)

Table B-1. Coreboot Image Modules (Continued)

Module	Description
<code>rombug</code>	RomBug debug client module
<code>romcore</code>	bootstrap code
<code>sh3timer</code>	simulated low-level timer module
<code>sndp</code>	FasTrak system-state debug client module
<code>usedebug</code>	debugger configuration module

Bootfile Module List

Table B-2 lists all of the bootfile modules available for the SH7709. The list is organized alphabetically. The modules do not necessarily load in this order, and each module is not necessarily used in every build.

Table B-2. Bootfile Image Modules

Module, Device Driver, File Manager or Descriptor	Description
<code>abort</code>	abort switch handler
<code>alias</code>	utility that assigns an alternate name to a device pathlist
<code>attr</code>	utility that examines or changes the security attributes (<permissions>) of the specified file(s).
<code>bootgen</code>	utility that builds and links a bootstrap file
<code>build</code>	utility that builds a text file from standard input
<code>cache</code>	module that enables the data cache
<code>configurer</code>	OS-9 initialization module
<code>copy</code>	Utility that copies data from one file to 136 another file
<code>csl</code>	C shared library module
<code>del</code>	utility that deletes the specified files

Table B-2. Bootfile Image Modules (Continued)

Module, Device Driver, File Manager or Descriptor	Description
<code>deldir</code>	utility that deletes the specified data directory and the files (and subdirectories) it contains
<code>dir</code>	utility that displays a formatted list of file names from the specified directory
<code>dsave</code>	utility that copies a directory and its contents to another location
<code>fdisk</code>	utility that makes RBF (Random Block File Manager) disk partitions (not required for PCF IDE PC Cards)
<code>format</code>	utility that initializes the RBF (Random Block File Manager) file structure on a disk device (not required for PCF IDE PC Cards)
<code>fpu</code>	Floating point module for systems with math co-processor
<code>free</code>	utility that displays free space remaining on a mass-storage device
<code>hc1</code>	hard disk device descriptor (partition 1)
<code>hc1.h0</code>	hc1 as the startup device (/h0)
<code>hc1fmt</code>	hc1 with formatting enabled
<code>hlproto</code>	protoman interface trap module for user-state connections
<code>iniz</code>	utility that initializes and link the device to the system
<code>ioman</code>	handles all I/O requests
<code>irqs</code>	utility that displays a list of the system's IRQ polling table
<code>kernel</code>	OS-9 kernel
<code>list</code>	utility that displays text lines from the specified path or paths (typically a file or files) to standard output.
<code>llcis</code>	low-level PCMCIA configuration information service module

Table B-2. Bootfile Image Modules (Continued)

Module, Device Driver, File Manager or Descriptor	Description
<code>load</code>	utility that loads one or more specified modules into memory
<code>mkdir</code>	utility that creates a new directory
<code>mdir</code>	utility that lists a module directory
<code>mhc1</code>	device descriptor for PCMCIA IDE drive 0, partition 1 (for socket 0)
<code>mhc1.h0</code>	mhc1 descriptor as startup device (/h0)
<code>mshell</code>	an expanded command interpreter (it can be used in place of <code>shell</code>)
<code>ndpio</code>	user-state remote debugger module for use with <code>spf</code> (network daemon protocol for the I/O handler)
<code>nil</code>	device descriptor
<code>null</code>	device driver
<code>pcf</code>	PC File manager (MS-DOS devices)
<code>pcmcia</code>	PCMCIA (PC Card) socket control manager pcmcia command (function:initialize SA-1100 PCMCIA socket Options: -i initialize socket(s) -d de-initialize socket(s) -v verbose mode -x dump CIS/Config information -s = socket: socket [default is all sockets] -? Print help message note: the -s option is not used in single socket systems.
<code>pd</code>	utility that shows the path from the root directory to the current data directory.

Table B-2. Bootfile Image Modules (Continued)

Module, Device Driver, File Manager or Descriptor	Description
<code>pflash</code>	utility that clears and programs flash memory on the target Options: -a erase all unlocked blocks -v verify only -m = <name> data module name default='romimg' -s = <addr> Flash start address -? display help message
<code>pflashcore</code>	module containing coreboot image
<code>pflashrom</code>	module containing a combined coreboot and bootfile image
<code>pipe</code>	pipe descriptor
<code>pipeman</code>	file manager for pipes
<code>pwrman</code>	power management module
<code>pwrplcy</code>	power management module (contains platform specific code)
<code>procs</code>	utility that shows the current process list
<code>r0</code>	device descriptor for the Random Block File (RBF) RAM disk
<code>r0.dd</code>	device descriptor for the Random Block File (RBF) RAM disk as the default device
<code>ram</code>	device driver for ramdisk
<code>rb1003</code>	device driver for IDE hard drives
<code>rbf</code>	Random Block File (RBF) manager (OS-9 file system devices)
<code>RomBug</code>	RomBug debugger client module
<code>rtc7709</code>	real time clock module
<code>save</code>	utility that copies the specified module(s) from memory into the current data directory as files

Table B-2. Bootfile Image Modules (Continued)

Module, Device Driver, File Manager or Descriptor	Description
<code>sc16550</code>	serial driver for the 16550 serial ports
<code>sc7708</code>	serial driver for the 7708 serial ports
<code>sc7709</code>	serial driver for the 7709 serial ports
<code>scf</code>	file manager for Sequential Character File (SCF) devices
<code>shell</code>	the default command interpreter
<code>sleep</code>	utility that puts a running process to sleep for a specified amount of time
<code>sndp</code>	system-state debugging client
<code>spfnpd</code>	user-state remote debugger module for use with spf (network debugger protocol daemon)
<code>spfnpdc</code>	user-state remote debugger module for use with spf (network debugger protocol daemon for the server)
<code>ssm</code>	MMU module that provides processes with address space protection
<code>sysif</code>	power management module (provides a system specific interface to hardware components that do not have a device driver interface to OS-9)
<code>t1</code>	device descriptor for the 7709 port 1
<code>t1_auto</code>	device descriptor for the 7709 port 1 (automatic CTS/RTS)
<code>t1_hw</code>	device descriptor for the 7709 port 1 (hardware flow control)
<code>t2</code>	device descriptor for 7709 port 2
<code>t3</code>	device descriptor for the 7708 port 1
<code>t4</code>	device descriptor for the 16550 port 1
<code>t5</code>	device descriptor for the 16550 port 2

Table B-2. Bootfile Image Modules (Continued)

Module, Device Driver, File Manager or Descriptor	Description
<code>term1</code>	device descriptor for using the low-level console for high-level I/O through 7709 port 1
<code>term1_auto</code>	device descriptor for using the low-level console for high-level I/O through 7709 port 1 (automatic CTS/RTS)
<code>term1_hw</code>	device descriptor for using the low-level console for high-level I/O through 7709 port 1 (hardware flow control)
<code>term2</code>	device descriptor for using the low-level console for high-level I/O through 7709 port 2
<code>term3</code>	device descriptor for using the low-level console for high-level I/O through the 7708 port 1
<code>term4</code>	device descriptor for using the low-level console for high-level I/O through the 16550 port 1
<code>term5</code>	device descriptor for using the low-level console for high-level I/O through the 16550 port 2
<code>tk7709</code>	system clock module
<code>transh3</code>	translation module for SH3
<code>undpd</code>	low-level user-state remote debugger module (network debugger protocol daemon)
<code>undpdc</code>	low-level user-state remote debugger module (network debugger protocol daemon for the server)
<code>vectsh3</code>	vector module for SH3
<code>bootsys</code>	module that provides booter services
<code>cnfgdata</code>	data module containing configuration parameters
<code>commcnfg</code>	module that retrieves the name of the low-level auxiliary communication port driver from the <code>cnfgdata</code> module
<code>conscnfg</code>	module that retrieves the name of the low-level console driver from the <code>cnfgdata</code> module

Table B-2. Bootfile Image Modules (Continued)

Module, Device Driver, File Manager or Descriptor	Description
<code>console</code>	provides high-level I/O hooks into low-level console serial driver
<code>dbgentry</code>	module that provides hooks to low-level debugger server
<code>dbgserv</code>	debugger server module
<code>excp tion</code>	exception services module
<code>fdman</code>	RBF (Random Block File) floppy drive manager (RBF is the native OS-9 file system)
<code>flshcach</code>	module that provides the cache flushing routine
<code>ide</code>	low-level IDE booter module
<code>initext</code>	user-customizable system initialization module
<code>iosh7709</code>	low-level serial driver for SH7709 serial ports
<code>iosh7708</code>	low-level serial driver for SH7708 serial ports
<code>io16550</code>	low-level serial driver for com1/com2 serial ports
<code>ll21040</code>	low-level Ethernet driver module
<code>llbootp</code>	low-level BOOTP booter module
<code>llcis</code>	low-level PCMCIA configuration information service module
<code>llip</code>	low-level IP protocol module
<code>llkermit</code>	low-level Kermit protocol module
<code>llslip</code>	low-level SLIP protocol module
<code>lltcp</code>	low-level TCP protocol module
<code>lludp</code>	low-level UDP protocol module
<code>notify</code>	module that coordinates use of low-level I/O drivers in system and user-state debugging

Table B-2. Bootfile Image Modules (Continued)

Module, Device Driver, File Manager or Descriptor	Description
<code>override</code>	Target-independent booter module which enables overriding of the autobooter. If the space bar is pressed within three seconds after the booting the target, a boot menu is displayed. Otherwise, booting proceeds with the first autobooter.
<code>parser</code>	<code>parser</code> is called by the booters to parse the key fields from the <code>cnfgdata</code> module and the user input (user parameter fields) during system boot
<code>pcman</code>	PCF (PC File) floppy drive manager
<code>portmenu</code>	retrieves a list of configured booter names from the ROM <code>cnfgdata</code> module
<code>protoman</code>	low-level protocol manager module
<code>restart</code>	booter module that restarts boot process
<code>romboot</code>	booter module that locates the OS-9 bootfile in ROM, FLASH, or NVRAM
<code>rombreak</code>	booter module that enables the break option in the boot menu (used to enter the debugger module)
<code>rombug</code>	RomBug debugger client module
<code>romcore</code>	bootstrap code
<code>sh3timer</code>	simulated low-level timer module
<code>sndp</code>	system state debug client module
<code>usedebug</code>	debugger configuration module

Path Descriptions

Table B-3 lists all of the coreboot module paths for the SH7709. The list is organized alphabetically. The modules do not necessarily load in this order, and each module is not necessarily used in every build.

Table B-3. Coreboot Paths

Module	Description
bootsys	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
cnfgdata	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
cnfgfunc	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
commcnfg	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
conscnfg	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
console	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
dbgentry	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
dbgserv	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
exception	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
fdman	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
flshcach	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
ide	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
initext	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
iosh7709	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
iosh7708	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
io16550	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
llbootp	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM
llcis	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ROM
llip	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM

Table B-3. Coreboot Paths (Continued)

Module	Description
llkermi	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
llslip	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
lltcp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
lludp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
notify	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
override	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
parser	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
pcman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
portmenu	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBJS\ROM
protoman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
restart	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
romboot	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
rombreak	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
rombug	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
romcore	C:\Mwos\OS9000\SH3\PORTS\BOOTOBJS\ROM
sh3timer	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBJS\ROM
sndp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBJS\ROM
usedebug	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBJS\ROM

Table B-4 lists all of the bootfile module paths for the SH7709 and Sh7709A. The list is organized alphabetically. The modules do not necessarily load in this order, and each module is not necessarily used in every build.

Table B-4. Bootfile Paths

Module, Device Driver, File Manager or Descriptor	Description
abort	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS
alias	C:\Mwos\OS9000\SH3\CMDS\NOCSL
attr	C:\Mwos\OS9000\SH3\CMDS\NOCSL
bootgen	C:\Mwos\OS9000\SH3\CMDS\NOCSL
build	C:\Mwos\OS9000\SH3\CMDS\NOCSL
cache	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS
configure r	C:\Mwos\OS9000\SH3\PORTS\SH7709\ROM\CNFGDATA
copy	C:\Mwos\OS9000\SH3\CMDS
csl	C:\Mwos\OS9000\SH3\CMDS
del	C:\Mwos\OS9000\SH3\CMDS
deldir	C:\Mwos\OS9000\SH3\CMDS\NOCSL
dir	C:\Mwos\OS9000\SH3\CMDS
dsave	C:\Mwos\OS9000\SH3\CMDS\NOCSL
fdisk	C:\Mwos\OS9000\SH3\CMDS\NOCSL
format	C:\Mwos\OS9000\SH3\CMDS\NOCSL
free	C:\Mwos\OS9000\SH3\CMDS\NOCSL
hclfmt	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMDS\BOOTOBS\ DESC\RB1003
hlproto	C:\Mwos\OS9000\SH3\CMDS\BOOTOBS\ROM

Table B-4. Bootfile Paths (Continued)

Module, Device Driver, File Manager or Descriptor	Description
iniz	C:\Mwos\OS9000\SH3\CMD5
ioman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
irqs	C:\Mwos\OS9000\SH3\CMD5\NOCSL
kernel	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
list	C:\Mwos\OS9000\SH3\CMD5\NOCSL
llcis	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
load	C:\Mwos\OS9000\SH3\CMD5
makdir	C:\Mwos\OS9000\SH3\CMD5\NOCSL
mdir	C:\Mwos\OS9000\SH3\CMD5
mhcl	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\RB1003
mhcl.h0	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\RB1003
mshell	C:\Mwos\OS9000\SH3\CMD5\NOCSL
ndpio	C:\Mwos\OS9000\SH3\CMD5
nil	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
null	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
pcf	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
pcmcia	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5
pd	C:\Mwos\OS9000\SH3\CMD5
pflash	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5

Table B-4. Bootfile Paths (Continued)

Module, Device Driver, File Manager or Descriptor	Description
pipe	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\DESC
pipeman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
pwrman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
pwrplcy	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
procs	C:\Mwos\OS9000\SH3\CMD5\NOCSL
r0	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\DESC\RAM
r0.dd	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\DESC\RAM
ram	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTS\DISK
rb1003	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
rbf	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
RomBug	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
rtc7709	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
save	C:\Mwos\OS9000\SH3\CMD5\NOCSL
sc16550	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
sc7708	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
sc7709	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
scf	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
shell	C:\Mwos\OS9000\SH3\CMD5
sleep	C:\Mwos\OS9000\SH3\CMD5
sndp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM

Table B-4. Bootfile Paths (Continued)

Module, Device Driver, File Manager or Descriptor	Description
spfndpd	C:\Mwos\OS9000\SH3\CMD5
spfndpdc	C:\Mwos\OS9000\SH3\CMD5
ssm	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
sysif	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
t1	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009
t1_auto	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009
t1_hw	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009
t2	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009
t3	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77008
t4	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC16550
t5	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC16550
term1	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009
term1_au o	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009
term1_hw	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009
term2	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ DESC\SC77009

Table B-4. Bootfile Paths (Continued)

Module, Device Driver, File Manager or Descriptor	Description
term3	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\DESC\SC77008
term4	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\DESC\SC16550
term5	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\DESC\SC16550
tk7709	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS
transh3	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
undpd	C:\Mwos\OS9000\SH3\CMD5
undpdc	C:\Mwos\OS9000\SH3\CMD5
vectsh3	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS
bootsys	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
cnfgdata	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ROM
commcnfg	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ROM
conscnfg	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ROM
console	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ROM
dbgentry	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
dbgerv	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
excp tion	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
fdman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
flshcach	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM

Table B-4. Bootfile Paths (Continued)

Module, Device Driver, File Manager or Descriptor	Description
ide	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
initext	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
iosh7709	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
iosh7708	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
io16550	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
llbootp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
llcis	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
llip	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
llkermit	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
llslip	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
lltcp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
lludp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
notify	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
override	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
parser	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
pcman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
portmenu	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
protoman	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM

Table B-4. Bootfile Paths (Continued)

Module, Device Driver, File Manager or Descriptor	Description
restart	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
romboot	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
rombreak	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
rombug	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
romcore	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
sh3timer	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM
sndp	C:\Mwos\OS9000\SH3\CMD5\BOOTOBS\ROM
usedebug	C:\Mwos\OS9000\SH3\PORTS\SH7709\CMD5\BOOTOBS\ ROM